


JOS Virtual Memory Map



- The RSVD flag indicates that the processor detected 1s in reserved bits of the page directory, when the PSE or PAE flags in control register CR4 are set to 1. Note:
 - The PSE flag is only available in recent Intel 64 and IA-32 processors, including the Pentium 4, Intel Xeon, P6 family, and Pentium processors.
 - The PAE flag is only available on recent Intel 64 and IA-32 processors, including the Pentium 4, Intel Xeon, and P6 family processors.
 - In earlier IA-32 processors, the bit position of the RSVD flag is reserved.
 - The ID flag indicates whether the exception was caused by an instruction fetch. This flag is reserved if the processor does not support execute-disable bit or execute disable bit feature is not enabled (see Section 3.10).




Figure 5-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines

To return from an exception- or interrupt- handler procedure, the handler must use the IRET (or IRETQ) instruction. The IRET instruction is similar to the RET instruction except that it restores the saved flags into the EFLAGS register. The IOPL field of the EFLAGS register is restored only if the CPL is 0. The IF flag is changed only if the CPL is less than or equal to the IOPL. See Chapter 3, “Instruction Set Reference, A–M,” of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*, for a description of the complete operation performed by the IRET instruction.

If a stack switch occurred when calling the handler procedure, the IRET instruction switches back to the interrupted procedure’s stack on the return.

5.12.1.1 Protection of Exception- and Interrupt-Handler Procedures

The privilege level protection for exception- and interrupt- handler procedures is similar to that used for ordinary procedure calls when called through a call gate (see Section 4.8.4, “Accessing a Code Segment Through a Call Gate”). The processor does




Figure 5-9. Page-Fault Error Code

- The contents of the CR2 register. The processor loads the CR2 register with the 32-bit linear address that generated the exception. The page-fault handler can use this address to locate the corresponding page directory and page-table entries. Another page fault can potentially occur during execution of the page-fault handler; the handler should save the contents of the CR2 register before a second page fault can occur.¹ If a page fault is caused by a page-level protection entry, the processor updates CR2 whenever a page fault is detected. If a second page fault occurs while an earlier page fault is being delivered, the faulting linear address of the second fault will overwrite the contents of CR2 (replicating the previous address). These updates to CR2 occur even if the page fault results in a double fault or occurs during the delivery of a double fault.